



## العدد السابع - مايو 2016

# Frequency modulation and demodulation using digital phase locked loop.

# Dear \* Khadija Rajab Al Shari \*\* Ahmed El barsha.

(Benghazi University, Faculty of Engineering, Electrical and Electronic Engineering Department – Libya)







## العدد السابع - مايو 2016

## Frequency modulation and demodulation using digital phase locked loop.

By:

#### Khadija Rajab Al Shari, Ahmed El barsha.

## Benghazi University, Faculty of Engineering, Electrical and Electronic Engineering Department.

The experimental work presented in this paper focuses on the use of digital phase locked loop as a frequency modulation and demodulation, which is an important application used in the communications and electronics. A phase Locked loop (PLL) is a system that uses feedback to maintain an output signal in a specific phase relationship with a reference signal, and there's synchronization between its input and output signal. A digital phase locked loop DPLL integrated circuit IC was employed nominally by MC4046BE.




Fig. 1 Block diagram of PLL.

#### 1. Introduction

A Phase locked loop PLL is a frequency selective circuit designed to synchronize with an incoming signal and maintain synchronization in spite of noise or variations in the incoming signal frequency. PLL consists of three main components are represented by the block diagram shown in figure 1.




Fig.2 Block diagram of the DPLL.





العدد السابع - مايو 2016

## 1.1 Digital phase locked loop

The digital phase locked loop (DPLL) has the same construction of the linear phase locked loop except that the DPLL consists of digital and analog components (Hybrid system). The only digital component is the phase comparator and the other components are linear, and contains also an additional block component is a digital counter as shown in figure 2.

In the digital phase locked loop, the phase comparator is one of three types: EXOR gate, JK flip-flop and phase frequency detector (PFD). [1][2].

2. PLL characteristics

2.1 Free running frequency  $(f_o, \omega_o)$ 

Also called the center frequency, this is the frequency which the loop (VCO) operates when not locked to an input signal.

## 2.2 The lock range (2fL, 2ωL)

The range of input frequencies over which the loop will remain in lock. Normally the lock range is centered at the free running frequency. Unless there's some non linearity in the system which limits the frequency deviation on one side of  $f_0$ , the deviation from  $f_0$  is referred to as tracking range or hold in range as shown in figure 3.






Fig.3 The lock and capture range relationships.





العدد السابع - مايو 2016

## 4.3 Capture range (2fc, 2ωc)

Sometimes the loop may not be able to acquire lock at the tracking range extremes because of the selectivity afforded by the low pass filter. The capture range is also centered at  $f_0$  with equal deviation the capture range is also called the pull-in range . The capture range can never exceed the lock range. [2].

## 5. Experimental work

The MC4046BE is one of the most versatile CMOS chips, among the many application of the 4046 are those in frequency modulation, voltage to frequency conversion, frequency synthesis, tone decoding, FSK demodulation and frequency multiplication. The 4046 is studied along with its characteristics and applications. Some of these applications have been carried out experimentally. [4].

#### 5.1 Description of the MC4046BE "DPLL"

The MC4046BE phase locked loop contains two phase comparators, a voltage controlled oscillator (VCO), source follower and a zener diode. Figure (4-a) is a block diagram of the 4046 CMOS micro power PLL, and figure (4-b) is a pin diagram.

## 5.1.1 The phase comparator




Fig.4(a) Block diagram of MC4046BE.





## العدد السابع - مايو 2016

ld [	1•	16	DD
PC1 <sub>out</sub>	2	15	Zener
PCB <sub>in</sub>	3	14	PCA <sub>in</sub>
VCO <sub>out</sub>		10	PC2 <sub>out</sub>
inh [	4	13	<b>R</b> <sub>2</sub>
с	5	12	<b>R</b> 1
С <sub>1В</sub>	6	11	SFout
V <sub>ss</sub>			VCO <sub>in</sub>

Fig.4 (b) Pinning diagram.

The 4046 includes two phase comparators, they have two common signal inputs PCA<sub>in</sub> and PCB<sub>in</sub>. Input PCA<sub>in</sub> can be used directly coupled to large voltage signals, or indirectly coupled with a series capacitor to small voltage signals.

#### a) phase comparator 1

Phase comparator 1 is an exclusive-OR gate provides a digital error signal  $PC_1$ out and maintains 90° phase shift at the center frequency between  $PCA_{in}$  and  $PCB_{in}$  signals as shown in figure 5.




Fig.5 Waveforms of the phase comparator 1.

b) phase comparator 2





## العدد السابع - مايو 2016

Phase comparator 2 (with leading edge sensing logic) provides digital error signals and LD, also maintains a  $0^{\circ}$  phase shift between PCA<sub>in</sub> and PCB<sub>in</sub> signals. The LD output pulse is to determine a PLL is locked or out of lock as shown in figure 6.




Fig.6 Waveforms of the phase comparator 2.

#### 5.1.2 Voltage controlled oscillator

The VCO produces an output signal whose frequency is determined by the input voltage VCO<sub>in</sub>, the capacitor, and resistors which are connected to pins  $C_1$ ,  $R_1$  and  $R_2$ . These elements are used to determine the minimum and maximum frequency  $f_{mix}$  and  $f_{max}$ .

When only  $R_1$  is used, the VCO frequency can vary from 0 Hz ( when the control voltage at pin 9 is  $V_{ss}$ ) to a maximum frequency. This relation is given by the following equation:

$$f_{max} = \frac{1}{R_1(C_1 + 32pF)} - - - - - (2)$$

When the control voltage is  $V_{DD}$ , the minimum frequency will be zero,  $f_{min} = 0$ , because there's no  $R_2$ . When  $R_2$  is included, it's desirable to move the minimum VCO frequency to point above than zero. So  $R_2$  is called the *offset resistor*. This relation is given by:

$$f_{min} = \frac{1}{R_2(C_1 + 32pF)} - - - - - (3)$$

and the other equation:





## العدد السابع - مايو 2016

$$f_{max} = \frac{1}{R_1(C_1 + 32pF)} + f_{min} - - - - - (4)$$

#### 5.1.3 The source follower

The source follower output SF<sub>out</sub> is used with external resistor, where the input voltage of VCO is needed but no loaded can be tolerated. The inhibit input INH (when it's high), disables the VCO and the source follower to minimize standby power consumption. The zener diode can be used to assist in power supply regulation. The self bias circuit adjusts small voltage signals in the linear region of the amplifier.

#### 5.1.4 The loop filter

Employing the MC1046BE any of two external low pass filters may be used. The loop filter looks like the VCO, it's also requires a capacitor  $C_2$  and one or two resistors  $R_3$  and  $R_4$  as shown in figure 7.




Fig.7 Typical low pass filter used in the MC4046.

The resistance value of  $R_4$  is from 10% to 30% of the value of  $R_3$ .

The values of components  $C_2$ ,  $R_3$  and  $R_4$  are given by the equation:

$$R_4C_2 = \frac{6N}{f_{max}} - \frac{N}{2\pi\Delta f} - \dots - \dots - (5)$$

$$(R_3 + 3000\Omega)C_2 = \frac{100N\Delta f}{f_{max}^2} - R_4C_2 - - - - (6)$$

where  $\Delta f$  is the frequency deviation is given by:

 $\Delta f = f_{max} - f_{min} - \dots - (7)$ 





العدد السابع - مايو 2016

N is the total deviation ratio in feedback loop. [2] [3]

#### 5.2 Experimental work with MC4046BE "DPLL"

Some of the important applications are realized practically using the MC4046BE are frequency modulation and demodulation.

#### 5.2.1 Frequency Modulation and Demodulation

In this application the MC4046 is used as frequency modulation (voltage to frequency convertor) by examining two CMOS 4046 ICs, one to be used as modulator and the other as demodulator. Figure 8 shows the 4046 used as a modulator by changing the input voltage from 0 to VDD, minimum and maximum frequency output values are obtained in table 1.

	f(kHz)	V <sub>in</sub> (V)
$\mathbf{f}_{\min}$	86	0
f <sub>max</sub>	100	V <sub>DD</sub>

Table 1 minimum and maximum frequency output values.




Fig.8 Using CMOS4046 as FM modulator.

Similarly in figure 9, the CMOS 4046 is used as frequency demodulator (frequency to voltage convertor).











Fig.9 Using CMOS4046 as FM demodulator.

Table 2 minimum and maximum frequency output values.

	f(kHz)	V <sub>in</sub> (V)
$\mathbf{f}_{\min}$	77	0
f <sub>max</sub>	111	V <sub>DD</sub>











العدد السابع - مايو 2016

(a) Sinusoidal signal. (b) Square signal.

(c) Triangular signal.


Fig.11 The oscilloscope screen shows the locking between the input signal and demodulated output signal.

After selecting frequency modulator and demodulator, the different input signals: sinusoidal, square and triangular signals are applied to the input of the modulator stage as shown in figure 10. The output signal at pin 4 of the modulator is a frequency modulated signal, where the output signal at pin 2 of the modulator stage will be filtered through low pass filter circuit, and get the original signal at pin 10 of this stage.

Figure 11 shows the locking between the input signal and the demodulated output signal are displayed on the screen of oscilloscope for three different waveform signals respectively. It's summarized that PLL can be used to reproduce the original signal. [5] [7].

## 6. Conclusion

- ✓ The phase locked loop operates by producing an oscillator frequency to match the input frequency. In the locked condition any slight change of an input frequency, first appears as a change in phase between input and oscillator frequency, this phase shift then acts as an error signal to change the frequency of the local PLL oscillator to match input signal frequency.
- ✓ The PLL is a complete working system that can be used to send and receive signals. In fact the PLL can create, select, decode and reproduce a signal.
- ✓ Selection of free running oscillator frequency and changing it by a control voltage makes the VCO well suiting for converting digital data that is represented by two different voltage levels into different frequencies. A "1" voltage level can be related to a frequency called a mark (normally 2000Hz), and a "0" voltage level to a frequency called a space (normally 1500Hz). This technique called Frequency Shift Keying "FSK" is typical of data being transmitted over telephone and radio links where it's impractical to use DC voltage level shifts.
- ✓ If a voice or music is applied to the VCO instead of digital data, the oscillator's frequency will move or modulate with the voice or music, this is frequency modulation "FM". It's simply moving the frequency in relation to some input voltage which it also represents a voltage to frequency conversion.
- ✓ When the VCO shifts frequency and locks to the input, the frequency will duplicate, if the input signal contains static noise, the VCO output will be an exact reproduction of the signal frequency without the static noise. Thus the PLL has accomplished signal reconditioning or reconstitution.





## العدد السابع - جايو 2016

✓ The VCO is exactly synchronized with an incoming signal, it can be amplified, filtered and used to "Clock" the signal or give synchronizing information necessary to lock at the input signal. [1] [4].

# References

[1] R. E. Best, "Phase locked loop: Design, Simulation and applications", 3<sup>rd</sup> Ed., Mc Graw- Hill, New York, 1997.

[2] P. Horowitz and W. Hill, "The art of electronics", 2<sup>nd</sup> Ed., Cambridge 1998.

[3] S. Franco, "Design with operational amplifiers an analog integrated circuits", 2<sup>nd</sup> Ed., Mc Graw- Hill, New York, 1997.

[4] Comer D. J., "Electronic design with integrated circuits", Addison Wesley publishing company, 1998.

- [5] P. H. Young, Electronic communication techniques", 3rd Ed., Prentice Hill, 1990.
- [6] "An overview of phase locked loop", Application note AN-177, Philips Semiconductors, Dec. 1998.
- [7] "Phase locked loop design fundamentals", Application note AN-535, Motorola Inc., 1994.

